A Circuit-Shared Double-Channel Low-Power 10b 170MS/s 0.18um CMOS ADC
نویسندگان
چکیده
This work proposes a 10b 170MS/s 0.18um CMOS pipeline ADC based on a double-channel op-amp sharing scheme to minimize power consumption. All the amplifiers of the ADC are continuously processing dual-channel signals regardless of clock phases. The measured differential and integral nonlinearities of the ADC are less than 0.31LSB and 0.72LSB. The prototype ADC with an active die area of 1.28mm shows a maximum SNDR of 53.1dB and consumes 47.9mW at 170MS/s and 1.8V.
منابع مشابه
A 10b 120MS/s 0.18um CMOS Pipeline A/D Converter Based on a Supply-Insensitive CMOS Reference Circuit
This paper proposes a 10b 120MS/s ADC with a supply-insensitive current reference based on six circuit elements. The simulated reference shows a mean supply rejection of 1.1%/V between 1.6V and 2.0V. The measured ADC demonstrates a differential non-linearity of 0.18LSB and a dynamic performance of 9 effective numbers of bits.
متن کاملDuty Cycle Corrector with Sar for Ddr Dram Application
Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18um CMOS process. Here, Adjuster circuit delay line is being modif...
متن کاملA Reconfigurable 10MS/s to 100MS/s, 0.5V to 1.2V, 0.98mm, 10b Low-Power 0.13um CMOS Pipeline ADC
This work describes a reconfigurable 10MS/s to 100MS/s, 0.5V to 1.2V, 0.98mm, 10b low-power 0.13um CMOS two-step pipeline ADC. The SHA employs gate-bootstrapped sampling switches and a two-stage amplifier based on a low-threshold NMOS differential input stage to obtain 10b accuracy even at a 0.5V supply. A signal-isolated all directionally symmetric layout reduces the MDAC capacitor mismatch wh...
متن کاملA Multi-channel Low-power Circuit for Implantable Auditory Neural Recording Microsystems
A multi-channel low-power circuit for auditory neural signal processing from multichannel microprobes for implanting in the auditory nerve has been designed and simulated. The chip is being fabricated with the AMI 0.5 μm triple-metal double-poly CMOS process with a die size of 1.5 × 1.5 mm. Low-noise and low-power preamplifiers are designed to pick up the weak signals from each microelectrode w...
متن کامل2MS/s SPLIT SAR ADC USING 0.18um CMOS TECHNOLOGY
This paper focuses on Design and Implementation of 10 Bit, 2MS/s successive approximation Register (SAR) Analog to digital converter (ADC) using Split DAC architecture. This SAR ADC architecture is designed and simulated using GPDK 0.18um CMOS technology. It consists of different blocks like sample and hold, comparator, Successive Approximation Register (SAR) and Split Digital to analog convert...
متن کامل